

Single Digitally Controlled Potentiometer (XDCP™)

Data Sheet April 7, 2005 FN8234.0

Low Noise/Low Power/I²C Bus/256 Taps

The ISL90810 integrates a digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the I^2C bus interface. Each potentiometer has an associated Wiper Register (WR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper.

The DCP can be used as three-terminal potentiometer or as two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

Ordering Information

PART NUMBER	RESISTANCE OPTION	PACKAGE	TEMP RANGE (°C)
ISL90810WIU8	10kΩ	8 Ld MSOP	-40 to +85
ISL90810UIU8	50kΩ	8 Ld MSOP	-40 to +85

Features

· 256 resistor taps - 0.4% resolution

I²C serial interface

Wiper resistance: 70Ω typical @ 3.3V

Standby current 5µA max


Power supply: 2.7V to 5.5V

50kΩ, 10kΩ total resistance


8 Lead MSOP

Pinout

ISL90810 (8 LD MSOP) TOP VIEW



Block Diagram



Pin Descriptions

MSOP PIN	SYMBOL	DESCRIPTION
1	NC	No connection
2	SCL	I ² C interface clock
3	SDA	Serial data I/O for the I ² C interface
4	GND	Ground
5	RW	"Wiper" terminal of the DCP
6	RL	"Low" terminal of the DCP
7	RH	"High" terminal of the DCP
8	V _{CC}	Power supply

Absolute Maximum Ratings

Recommended Operating Conditions

Industrial
V _{CC}
Power rating of each DCP
Wiper current of each DCP

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Analog Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS			TYP (Notes 1)	MAX	UNIT
R _{TOTAL}	TOTAL R _H to R _L resistance W, U versions respectively			10, 50		kΩ	
	R _H to R _L resistance tolerance			-20		+20	%
R _W	Wiper resistance	V _{CC} = 3.3V @ 25°C Wiper current = V _{CC} /R _{TOTAL}			70	200	Ω
C _H /C _L /C _W	Potentiometer Capacitance (Note 13)				10/10/25		pF
I _{LkgDCP}	Leakage on DCP pins (Note 13)	Voltage at pin from GND to V _{CC}		0.1	1	μA	
VOLTAGE DIVID	ER MODE (0V @ RL; V _{CC} @ RH; me	easured at RW, unloaded)			1		II.
INL (Note 6)	Integral non-linearity			-1		1	LSB (Note 2)
DNL (Note 5)	Differential non-linearity	Monotonic over all tap positions	W option	-0.75		+0.75	LSB (Note 2)
			U option	-0.5		+0.5	LSB (Note 2)
ZSerror (Note 3)	Zero-scale error	W option			1	7	LSB (Note 2)
		U option			0.5	2	-
FSerror (Note 4)	Full-scale error	W option			-1	0	LSB (Note 2)
		U option	-2	-0.5	0		
TC _V (Notes 7, 13)	Ratiometric Temperature Coefficient	nt DCP Register set to 80 hex			±4		ppm/°C
RESISTOR MOD	E (Measurements between RW and F	RL with RH not connected, or between	en RW and	RH wit	h RL not con	nected)	II.
RINL (Note 11)	Integral non-linearity	DCP register set between 20 hex and FF hex. Monotonic over all tap positions				1	MI (Note 8)
RDNL (Note 5)	Differential non-linearity	DCP register set between 20 hex	W option	-0.75		+0.75	MI (Note 8)
		and FF hex. Monotonic over all tap positions	U option	-0.5		+0.5	MI (Note 8)
Roffset (Note 9)	Offset	W option		0	1	7	MI (Note 8)
		U option			0.5	2	MI (Note 8)
TC _R (Notes 12, 13)	Resistance Temperature Coefficient	DCP register set between 20 hex and FF hex			±35		ppm/°C

Operating Specifications Over the recommended operating conditions unless otherwise specified.


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
	V _{CC} supply current (Volatile write/read)	f _{SCL} = 400kHz; SDA = Open; (for I ² C, Active, Read and Volatile Write States only)		20	100	μA
I _{SB} (Note 14)	V _{CC} current (standby)	V _{CC} = +5.5V, I ² C Interface in Standby State		2	5	μA
		V _{CC} = +3.6V, I ² C Interface in Standby State		0.8	2	μA
I _{LkgDig}	Leakage current at pins SDA and SCL	Voltage at pin from GND to V _{CC}	-10		10	μA

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

CVMDOL	DADAMETED	TEST COMPLETIONS	MAINI	TYP	MAY	LIMITO
SYMBOL	PARAMETER DCB winer response time	TEST CONDITIONS SCL falling edge of last bit of DCP Data Byte to	MIN	(Note 1)	MAX 1	UNITS
t _{DCP} (Note 13)	DCP wiper response time	wiper change				μs
Vpor	Power-on recall voltage	Minimum V _{CC} at which memory recall occurs	1.8		2.6	V
V _{CC} Ramp	V _{CC} ramp rate		0.2			V/ms
t _D (Note 13)	Power-up delay	V _{CC} above Vpor, to DCP Initial Value Register recall completed, and I ² C Interface in standby state			3	ms
SERIAL INTER	FACE SPECIFICATIONS				,	
V_{IL}	SDA, and SCL input buffer LOW voltage		-0.3		0.3*V _{CC}	V
V _{IH}	SDA, and SCL input buffer HIGH voltage		0.7*V _{CC}		V _{CC} +0.3	V
Hysteresis (Note 13)	SDA and SCL input buffer hysteresis		0.05* V _{CC}			V
V _{OL} (Note 13)	SDA output buffer LOW voltage, sinking 4mA		0		0.4	V
Cpin (Note 13)	SDA, and SCL pin capacitance				10	pF
f _{SCL}	SCL frequency				400	kHz
t _{IN} (Note 13)	Pulse width suppression time at SDA and SCL inputs	Any pulse narrower than the max spec is suppressed.			50	ns
t _{AA} (Note 13)	SCL falling edge to SDA output data valid	SCL falling edge crossing 30% of V_{CC} , until SDA exits the 30% to 70% of V_{CC} window.			900	ns
t _{BUF} (Note 13)	Time the bus must be free before the start of a new transmission	SDA crossing 70% of V _{CC} during a STOP condition, to SDA crossing 70% of V _{CC} during the following START condition.	1300			ns
t _{LOW}	Clock LOW time	Measured at the 30% of V _{CC} crossing.	1300			ns
tHIGH	Clock HIGH time	Measured at the 70% of V _{CC} crossing.	600			ns
t _{SU:STA}	START condition setup time	SCL rising edge to SDA falling edge. Both crossing 70% of V _{CC} .	600			ns
t _{HD:STA}	START condition hold time	From SDA falling edge crossing 30% of V_{CC} to SCL falling edge crossing 70% of V_{CC} .	600			ns
t _{SU:DAT}	Input data setup time	From SDA exiting the 30% to 70% of $\rm V_{CC}$ window, to SCL rising edge crossing 30% of $\rm V_{CC}$	100			ns
t _{HD:DAT}	Input data hold time	From SCL rising edge crossing 70% of V_{CC} to SDA entering the 30% to 70% of V_{CC} window.	0			ns
tsu:sto	STOP condition setup time	From SCL rising edge crossing 70% of V_{CC} , to SDA rising edge crossing 30% of V_{CC} .	600			ns
t _{HD:STO}	STOP condition hold time for read, or volatile only write	From SDA rising edge to SCL falling edge. Both crossing 70% of V_{CC} .	600			ns
t _{DH} (Note 13)	Output data hold time	From SCL falling edge crossing 30% of V $_{\rm CC}$, until SDA enters the 30% to 70% of V $_{\rm CC}$ window.	0			ns
t _R (Note 13)	SDA and SCL rise time	From 30% to 70% of V_{CC}	20 + 0.1 * Cb		250	ns
t _F (Note 13)	SDA and SCL fall time	From 70% to 30% of V _{CC}	20 + 0.1 * Cb		250	ns
Cb (Note 13)	Capacitive loading of SDA or SCL	Total on-chip and off-chip	10		400	pF
Rpu (Note 13)	SDA and SCL bus pull-up resistor off-chip	Maximum is determined by t_R and t_F . For Cb = 400pF, max is about 2~2.5kΩ. For Cb = 40pF, max is about 15~20kΩ	1			kΩ

FN8234.0 April 7, 2005

SDA vs SCL Timing



NOTES:

- 1. Typical values are for $T_A = 25^{\circ}C$ and 3.3V supply voltage.
- 2. LSB: [V(RW)₂₅₅ V(RW)₀]/255. V(RW)₂₅₅ and V(RW)₀ are V(RW) for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- 3. ZS error = $V(RW)_0/LSB$.
- 4. FS error = $[V(RW)_{255} V_{CC}]/LSB$.
- 5. DNL = $[V(RW)_i V(RW)_{i-1}]/LSB-1$, for i = 1 to 255. i is the DCP register setting.
- 6. INL = $V(RW)_i (i \cdot LSB V(RW)_0)$ for i = 1 to 255.
- $7. \ \ TC_{V} = \frac{\text{Max}(V(RW)_{j}) \text{Min}(V(RW)_{j})}{[\text{Max}(V(RW)_{j}) + \text{Min}(V(RW)_{j})]/2} \times \frac{10^{6}}{125^{\circ}\text{C}} \\ \text{for i = 16 to 240 decimal, T = -40°C to 85°C. Max() is the maximum value of the wiper voltage and Min () is the minimum value of the wiper voltage over the temperature range.}$
- 8. MI = $|R_{255} R_0|/255$. R_{255} and R_0 are the measured resistances for the DCP register set to FF hex and 00 hex respectively. Roffset = R_0/MI , when measuring between RW and RL.
- 9. Roffset = R₂₅₅/MI, when measuring between RW and RH.
- 10. RDNL = $(R_i R_{i-1})/MI$, for i = 32 to 255.
- 11. RINL = $[R_i (MI \cdot i) R_0]/MI$, for i = 32 to 255.
- $12. \ \ TC_R = \frac{[Max(Ri) Min(Ri)]}{[Max(Ri) + Min(Ri)]/2} \times \frac{10^6}{125 \, ^{\circ}C} \ \ \text{for i = 32 to 255, T = -40 ^{\circ}C to 85 ^{\circ}C. Max() is the maximum value of the resistance and Min() is the maximum value of the resistance over the temperature range.}$
- 13. This parameter is not 100% tested.
- 14. $V_{IL} = 0V$, $V_{IH} = V_{CC}$

Typical Performance Curves




FIGURE 1. WIPER RESISTANCE vs TAP POSITION [I(RW) = $V_{CC}/Rtotal$] FOR $50k\Omega$ (U)




FIGURE 2. STANDBY ICC vs VCC

Typical Performance Curves (Continued)




FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k Ω (W)




FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k Ω (W)




FIGURE 5. ZSerror vs TEMPERATURE




FIGURE 6. FSerror vs TEMPERATURE




FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR $50k\Omega$ (U)




FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR $50 k\Omega$ (U)

Typical Performance Curves (Continued)




FIGURE 9. END TO END R_{TOTAL} % CHANGE vs TEMPERATURE




FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm




FIGURE 11. TC FOR RHEOSTAT MODE IN ppm




FIGURE 12. FREQUENCY RESPONSE (2.2MHz)




FIGURE 13. MIDSCALE GLITCH, CODE 80h TO 7Fh (WIPER 0)




FIGURE 14. LARGE SIGNAL SETTLING TIME

Principles of Operation

The ISL90810 is an integrated circuit incorporating one DCP with its associated registers, and an I²C serial interface providing direct communication between a host and the potentiometers.

DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of the DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). When the WR of the DCP contains all zeroes (WR<7:0>: 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR of the DCP contains all ones (WR<7:0>: FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (00h) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically. while the resistance between RH and RW decreases monotonically.

While the ISL90810 is being powered up, The WR is reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH.

The WR can be read or written to directly using the I^2C serial interface as described in the following sections. The I^2C interface Address Byte has to be set to 00hex to access the WR.

I²C Serial Interface

The ISL90810 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL90810 operates as a slave device in all applications.

All communication over the I²C interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power-up of the ISL90810 the SDA pin is in the input mode.

All I²C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL90810 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 15). A START condition is ignored during the power-up for the device.

All I²C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (See Figure 15) A STOP condition at the end of a read operation, or at the end of a write operation places the device in its standby mode.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 16).

The ISL90810 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL90810 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0101000 as the seven MSBs. The LSB is the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (See Table 2)

The address byte is set to 00h and follows the identification byte. Read and write operations always point to address 00h, indicating the WR for the device.

TABLE 1. IDENTIFICATION BYTE FORMAT

0	1	0	1	0	0	0	R/W
(MSB)				•			(LSB)




FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS




FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER




FIGURE 17. BYTE WRITE SEQUENCE




FIGURE 18. READ SEQUENCE

in<u>ter</u>sil FN8234.0 April 7, 2005

Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL90810 respnds with an ACK. At this time the device enters its standby state (See Figure 17).

Data Protection


A valid Identification Byte. Address Byte, and total number of SCL pulses act as a protection for the registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. The Data Byte is transferred to the appropriate Wiper Register (WR) or to the Access Control Register, at the falling edge of the SCL pulse that loads the last bit (LSB) of the Data Byte.

Read Operation

A Read operation consists of a three byte instruction followed by one Data Byte (See Figure 18). The master initiates the operation issuing the following sequence: a START, the identification byte with the R/W bit set to "0", an Address Byte, a second START, and a second Identification byte with the R/W bit set to "1". After each of the three bytes, the ISL90810 responds with an ACK. The the ISL90810 transmits Data Bytes as long as the master respnds with an ACK during the SCL cycle following the eighth bit of each byte. The master terminates the read operation (issuing a STOP condition) following the last bit of the last Data Byte (See Figure 18).

MSOP Packaging Information

8-Lead Plastic, MSOP, Package Code U8



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil April 7, 2005

FN8234.0